10T SRAM Computing-in-Memory Macros for Binary and Multibit MAC Operation of DNN Edge Processors
Computing-in-memory (CIM) is a promising approach to reduce latency and improve the energy efficiency of the multiply-and-accumulate (MAC) operation under a memory wall constraint for artificial intelligence (AI) edge processors. This paper proposes an approach focusing on scalable CIM designs using...
Saved in:
| Main Authors: | Van Truong Nguyen, Jie-Seok Kim, Jong-Wook Lee |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2021-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/9429249/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Low-Power 8T SRAM Compute-in-Memory Macro for Edge AI Processors
by: Hye-Ju Shin, et al.
Published: (2024-11-01) -
Radiation Hardened Read-Stability and Speed Enhanced SRAM for Space Applications
by: Woo Chang Choi, et al.
Published: (2024-10-01) -
URcon: Unified and Reconfigurable Control and Verification Platform for Multi-Mode Customized eDRAM and SRAM Macros
by: Ho-Sung Lee, et al.
Published: (2025-01-01) -
Organic Multibit Phototransistor Memories with High External Quantum Efficiency
by: Shaoling Bai, et al.
Published: (2025-02-01) -
Energy efficient task scheduling for heterogeneous multicore processors in edge computing
by: Yanchun Liu, et al.
Published: (2025-04-01)