A Ku-Band 6-Bit Vector-Sum Phase Shifter With Half-Quadrant Control Technique

This paper presents a 6-bit vector-sum phase shifter with half-quadrant control technique for Ku-band phased arrays. In this paper, the gain and phase symmetry in each quadrant is studied. Based on the gain and phase symmetry in vector-sum phase shifter, the half-quadrant control technique is propos...

Full description

Saved in:
Bibliographic Details
Main Authors: Tianjun Wu, Xiaoning Zhang, Zhao Xing, Yunqiu Wu, Huihua Liu, Chenxi Zhao, Yiming Yu, Kai Kang
Format: Article
Language:English
Published: IEEE 2020-01-01
Series:IEEE Access
Subjects:
Online Access:https://ieeexplore.ieee.org/document/8957460/
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents a 6-bit vector-sum phase shifter with half-quadrant control technique for Ku-band phased arrays. In this paper, the gain and phase symmetry in each quadrant is studied. Based on the gain and phase symmetry in vector-sum phase shifter, the half-quadrant control technique is proposed to simplify the complexity of phase control, phase measurement and phase calibration for large-scale phased arrays. Besides, a phase optimization method without extra phase settings is proposed to achieve low phase error. As results, the measured 6-bit RMS phase error is 1.6&#x00B0; &#x007E; 2.3&#x00B0; across 13 &#x007E; 17 GHz with only 64 different phase states, demonstrating the brevity and accuracy of phase control simultaneously. With the same phase optimization, six chips are measured and the maximum deviation of RMS phase error is &#x003C; 0.3&#x00B0;. The measured peak gain is 3.8 dB at 14.5 GHz, and the measured 3-dB frequency band is 13.4 &#x007E; 15.5 GHz. The measured RMS gain variation is 0.85 &#x007E;1 dB across 3-dB frequency band. The input-referred P1dB is &#x003E; &#x2212;11.4 dBm. The chip consumes 29.7 mW with 1.8 V supply and occupies <inline-formula> <tex-math notation="LaTeX">$0.9\times1.45$ </tex-math></inline-formula> mm<sup>2</sup>. This work is fabricated in TSMC 180-nm CMOS technology.
ISSN:2169-3536