A Low Noise Amplifier with Low Voltage, Low Power Consumption, and Improved Linearity at 5 GHz
In this paper a low-noise amplifier with 0.6 V supply voltage, low power consumption, and improved linearity at= 5 GHz is introduced in 0.18 µm CMOS technology. By using a feed-forward structure and a multi-gated configuration in the proposed circuit, linearity of the circuit is significantly improv...
Saved in:
| Main Authors: | Amin Zafarian, Iraj Kalali Fard, Abbas Golmakani, Jalil Shirazi |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
OICC Press
2024-02-01
|
| Series: | Majlesi Journal of Electrical Engineering |
| Subjects: | |
| Online Access: | https://oiccpress.com/mjee/article/view/4776 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Optimized Cascode LNA design for low noise and high gain at 5 GHz
by: Md. Hasan Maruf, et al.
Published: (2025-06-01) -
A 120 GHz Hybrid Low Noise Amplifier in 40 nm CMOS
by: Dong Ouk Cho, et al.
Published: (2024-01-01) -
Reconfigurable and Highly-Miniaturized Low-Noise Amplifiers Based on Tunable Filtering Loads
by: Andres Fontana, et al.
Published: (2025-01-01) -
Low Power Broadband sub-GHz CMOS LNA with 1 GHz Bandwidth for IoT Applications
by: Farshad Shirani Bidabadi, et al.
Published: (2022-12-01) -
A 9.2–18-GHz Sub-3.5-dB NF CMOS Low Noise Amplifier Using Current-Reuse Stacked Inverter With Inductive Series Peaking
by: Namkyung Lee, et al.
Published: (2025-01-01)