Combining SDM-Based Circuit Switching with Packet Switching in a Router for On-Chip Networks
A Hybrid router architecture for Networks-on-Chip “NoC” is presented, it combines Spatial Division Multiplexing “SDM” based circuit switching and packet switching in order to efficiently and separately handle both streaming and best-effort traffic generated in real-time applications. Furthermore the...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2012-01-01
|
| Series: | International Journal of Reconfigurable Computing |
| Online Access: | http://dx.doi.org/10.1155/2012/474765 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1850229990307659776 |
|---|---|
| author | Angelo Kuti Lusala Jean-Didier Legat |
| author_facet | Angelo Kuti Lusala Jean-Didier Legat |
| author_sort | Angelo Kuti Lusala |
| collection | DOAJ |
| description | A Hybrid router architecture for Networks-on-Chip “NoC” is presented, it combines Spatial Division Multiplexing “SDM” based circuit switching and packet switching in order to efficiently and separately handle both streaming and best-effort traffic generated in real-time applications. Furthermore the SDM technique is combined with Time Division Multiplexing “TDM” technique in the circuit switching part in order to increase path diversity, thus improving throughput while sharing communication resources among multiple connections. Combining these two techniques allows mitigating the poor resource usage inherent to circuit switching. In this way Quality of Service “QoS” is easily provided for the streaming traffic through the circuit-switched sub-router while the packet-switched sub-router handles best-effort traffic. The proposed hybrid router architectures were synthesized, placed and routed on an FPGA. Results show that a practicable Network-on-Chip “NoC” can be built using the proposed router architectures. 7 × 7 mesh NoCs were simulated in SystemC. Simulation results show that the probability of establishing paths through the NoC increases with the number of sub-channels and has its highest value when combining SDM with TDM, thereby significantly reducing contention in the NoC. |
| format | Article |
| id | doaj-art-2982f9c36ade4a218604b68b3d7dc1cf |
| institution | OA Journals |
| issn | 1687-7195 1687-7209 |
| language | English |
| publishDate | 2012-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | International Journal of Reconfigurable Computing |
| spelling | doaj-art-2982f9c36ade4a218604b68b3d7dc1cf2025-08-20T02:04:01ZengWileyInternational Journal of Reconfigurable Computing1687-71951687-72092012-01-01201210.1155/2012/474765474765Combining SDM-Based Circuit Switching with Packet Switching in a Router for On-Chip NetworksAngelo Kuti Lusala0Jean-Didier Legat1Institute of Information and Communication Technologies, Electronics and Applied Mathematics, Université Catholique de Louvain, 1348 Louvain-la-Neuve, BelgiumInstitute of Information and Communication Technologies, Electronics and Applied Mathematics, Université Catholique de Louvain, 1348 Louvain-la-Neuve, BelgiumA Hybrid router architecture for Networks-on-Chip “NoC” is presented, it combines Spatial Division Multiplexing “SDM” based circuit switching and packet switching in order to efficiently and separately handle both streaming and best-effort traffic generated in real-time applications. Furthermore the SDM technique is combined with Time Division Multiplexing “TDM” technique in the circuit switching part in order to increase path diversity, thus improving throughput while sharing communication resources among multiple connections. Combining these two techniques allows mitigating the poor resource usage inherent to circuit switching. In this way Quality of Service “QoS” is easily provided for the streaming traffic through the circuit-switched sub-router while the packet-switched sub-router handles best-effort traffic. The proposed hybrid router architectures were synthesized, placed and routed on an FPGA. Results show that a practicable Network-on-Chip “NoC” can be built using the proposed router architectures. 7 × 7 mesh NoCs were simulated in SystemC. Simulation results show that the probability of establishing paths through the NoC increases with the number of sub-channels and has its highest value when combining SDM with TDM, thereby significantly reducing contention in the NoC.http://dx.doi.org/10.1155/2012/474765 |
| spellingShingle | Angelo Kuti Lusala Jean-Didier Legat Combining SDM-Based Circuit Switching with Packet Switching in a Router for On-Chip Networks International Journal of Reconfigurable Computing |
| title | Combining SDM-Based Circuit Switching with Packet Switching in a Router for On-Chip Networks |
| title_full | Combining SDM-Based Circuit Switching with Packet Switching in a Router for On-Chip Networks |
| title_fullStr | Combining SDM-Based Circuit Switching with Packet Switching in a Router for On-Chip Networks |
| title_full_unstemmed | Combining SDM-Based Circuit Switching with Packet Switching in a Router for On-Chip Networks |
| title_short | Combining SDM-Based Circuit Switching with Packet Switching in a Router for On-Chip Networks |
| title_sort | combining sdm based circuit switching with packet switching in a router for on chip networks |
| url | http://dx.doi.org/10.1155/2012/474765 |
| work_keys_str_mv | AT angelokutilusala combiningsdmbasedcircuitswitchingwithpacketswitchinginarouterforonchipnetworks AT jeandidierlegat combiningsdmbasedcircuitswitchingwithpacketswitchinginarouterforonchipnetworks |