Fast Optimal Replica Placement with Exhaustive Search Using Dynamically Reconfigurable Processor
This paper proposes a new replica placement algorithm that expands the exhaustive search limit with reasonable calculation time. It combines a new type of parallel data-flow processor with an architecture tuned for fast calculation. The replica placement problem is to find a replica-server set satis...
Saved in:
Main Authors: | Hidetoshi Takeshita, Sho Shimizu, Hiroyuki Ishikawa, Akifumi Watanabe, Yutaka Arakawa, Naoaki Yamanaka, Kosuke Shiba |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2011-01-01
|
Series: | Journal of Computer Networks and Communications |
Online Access: | http://dx.doi.org/10.1155/2011/707592 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors
by: Shoaib Akram, et al.
Published: (2010-01-01) -
On the Feasibility and Limitations of Just-in-Time Instruction Set Extension for FPGA-Based Reconfigurable Processors
by: Mariusz Grad, et al.
Published: (2012-01-01) -
Transparent Runtime Migration of Loop-Based Traces of Processor Instructions to Reconfigurable Processing Units
by: João Bispo, et al.
Published: (2013-01-01) -
Ramp from replica trick
by: Xuchen Cao, et al.
Published: (2025-01-01) -
Exploring replica-Potts CFTs in two dimensions
by: Stefanos R. Kousvos, et al.
Published: (2024-11-01)