Text this: Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs