Efficiency of the computation bitwise pipelining in FPGA-based components of safety-related systems
The use of computer systems like safety-related systems to ensure the functional safety of high-risk objects has raised them in the development of resources to the level of diversification. At the same time, the digital components, traditionally designed on the basis of array structures, remained at...
Saved in:
| Main Authors: | V. V. Nikul, A. V. Drozd, J. V. Drozd, V. S. Ozeransky |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Politehperiodika
2018-08-01
|
| Series: | Tekhnologiya i Konstruirovanie v Elektronnoi Apparature |
| Subjects: | |
| Online Access: | https://tkea.com.ua/index.php/journal/article/view/144 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Efficient AES-XTS Pipelined Implementation on FPGA
by: Shakil Ahmed, et al.
Published: (2014-12-01) -
Performance Assessment of a GNSS Antenna Array with Digital Beamforming Supported by an FPGA Platform
by: Gonçalo Dores, et al.
Published: (2025-05-01) -
An Accelerated FPGA-Based Parallel CNN-LSTM Computing Device
by: Xin Zhou, et al.
Published: (2024-01-01) -
Optimization of Adaptive Median Filter and FPGA Implementation
by: WANG Li-hong, et al.
Published: (2021-10-01) -
Hardware implementation of RSA encryption algorithm based on pipeline
by: Yang Longfei, et al.
Published: (2024-01-01)