An Efficient Multi‐Core DSP Power Management Controller
ABSTRACT Today's society has entered a digital era, and the use of DSP is becoming increasingly frequent and important. In order to achieve the market targets of high energy efficiency, it is necessary to integrate low‐power design from the chip design stage. Based on FT‐xDSP chip architecture,...
Saved in:
| Main Authors: | , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2025-04-01
|
| Series: | Engineering Reports |
| Subjects: | |
| Online Access: | https://doi.org/10.1002/eng2.70079 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1850191232309919744 |
|---|---|
| author | Jian Huang Huili Wang Guohui Gong Lei Wang Xiaowen Chen |
| author_facet | Jian Huang Huili Wang Guohui Gong Lei Wang Xiaowen Chen |
| author_sort | Jian Huang |
| collection | DOAJ |
| description | ABSTRACT Today's society has entered a digital era, and the use of DSP is becoming increasingly frequent and important. In order to achieve the market targets of high energy efficiency, it is necessary to integrate low‐power design from the chip design stage. Based on FT‐xDSP chip architecture, this work designs a power management controller for DSP suitable for multi‐core and multi‐integrated peripherals from the perspective of power control in the chip design stage. This controller can precisely control the power supply, clock, and memory of each module in the DSP and introduces a clamp control unit in the power management controller to solve the problem of possible glitches during asynchronous reset and ensures that the system has no overflow of redundant requests. Additionally, a configurable state transition counter is also set up to avoid the problem of insufficient state transition time for low‐speed peripherals or long waiting time for high‐speed peripherals. After the pre‐tapeout experiment and post‐tapeout testing data analysis, the above new power control manager has excellent power management performance. In the low power consumption state of the chip, the overall power consumption of the core is reduced by over 95%, which is of great significance for achieving high‐efficiency processor chips. |
| format | Article |
| id | doaj-art-1ff9a29ae86b4fda8c4bf4a334696a8a |
| institution | OA Journals |
| issn | 2577-8196 |
| language | English |
| publishDate | 2025-04-01 |
| publisher | Wiley |
| record_format | Article |
| series | Engineering Reports |
| spelling | doaj-art-1ff9a29ae86b4fda8c4bf4a334696a8a2025-08-20T02:14:58ZengWileyEngineering Reports2577-81962025-04-0174n/an/a10.1002/eng2.70079An Efficient Multi‐Core DSP Power Management ControllerJian Huang0Huili Wang1Guohui Gong2Lei Wang3Xiaowen Chen4R&D Department Hunan Great Wall Galaxy Technology Co., Ltd. Changsha Hunan ChinaR&D Department Hunan Great Wall Galaxy Technology Co., Ltd. Changsha Hunan ChinaR&D Department Hunan Great Wall Galaxy Technology Co., Ltd. Changsha Hunan ChinaR&D Department Hunan Great Wall Galaxy Technology Co., Ltd. Changsha Hunan ChinaCollege of Computer Science and Technology National University of Defense Technology Changsha Hunan ChinaABSTRACT Today's society has entered a digital era, and the use of DSP is becoming increasingly frequent and important. In order to achieve the market targets of high energy efficiency, it is necessary to integrate low‐power design from the chip design stage. Based on FT‐xDSP chip architecture, this work designs a power management controller for DSP suitable for multi‐core and multi‐integrated peripherals from the perspective of power control in the chip design stage. This controller can precisely control the power supply, clock, and memory of each module in the DSP and introduces a clamp control unit in the power management controller to solve the problem of possible glitches during asynchronous reset and ensures that the system has no overflow of redundant requests. Additionally, a configurable state transition counter is also set up to avoid the problem of insufficient state transition time for low‐speed peripherals or long waiting time for high‐speed peripherals. After the pre‐tapeout experiment and post‐tapeout testing data analysis, the above new power control manager has excellent power management performance. In the low power consumption state of the chip, the overall power consumption of the core is reduced by over 95%, which is of great significance for achieving high‐efficiency processor chips.https://doi.org/10.1002/eng2.70079clamp controlDSPlow power consumptionmulti‐core peripheralmulti‐integrated peripheralpower management controller |
| spellingShingle | Jian Huang Huili Wang Guohui Gong Lei Wang Xiaowen Chen An Efficient Multi‐Core DSP Power Management Controller Engineering Reports clamp control DSP low power consumption multi‐core peripheral multi‐integrated peripheral power management controller |
| title | An Efficient Multi‐Core DSP Power Management Controller |
| title_full | An Efficient Multi‐Core DSP Power Management Controller |
| title_fullStr | An Efficient Multi‐Core DSP Power Management Controller |
| title_full_unstemmed | An Efficient Multi‐Core DSP Power Management Controller |
| title_short | An Efficient Multi‐Core DSP Power Management Controller |
| title_sort | efficient multi core dsp power management controller |
| topic | clamp control DSP low power consumption multi‐core peripheral multi‐integrated peripheral power management controller |
| url | https://doi.org/10.1002/eng2.70079 |
| work_keys_str_mv | AT jianhuang anefficientmulticoredsppowermanagementcontroller AT huiliwang anefficientmulticoredsppowermanagementcontroller AT guohuigong anefficientmulticoredsppowermanagementcontroller AT leiwang anefficientmulticoredsppowermanagementcontroller AT xiaowenchen anefficientmulticoredsppowermanagementcontroller AT jianhuang efficientmulticoredsppowermanagementcontroller AT huiliwang efficientmulticoredsppowermanagementcontroller AT guohuigong efficientmulticoredsppowermanagementcontroller AT leiwang efficientmulticoredsppowermanagementcontroller AT xiaowenchen efficientmulticoredsppowermanagementcontroller |