Comprehensive survey of ternary full adders: Statistics, corrections, and assessments
Abstract The history of ternary adders goes back to more than 6 decades ago. Since then, a multitude of ternary full adders (TFAs) have been presented in the literature. This article conducts a review of TFAs so that one can be familiar with the utilised design methodologies and their prevalence. Mo...
Saved in:
Main Authors: | Sarina Nemati, Mostafa Haghi Kashani, Reza Faghih Mirzaee |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2023-05-01
|
Series: | IET Circuits, Devices and Systems |
Subjects: | |
Online Access: | https://doi.org/10.1049/cds2.12152 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Ternary Toward Binary: Circuit-Level Implementation of Ternary Logic Using Depletion-Mode and Conventional MOSFETs
by: Hyundong Lee, et al.
Published: (2025-01-01) -
Noise tolerant and power optimized ternary combinational circuits for arithmetic logic unit
by: Katyayani Chauhan, et al.
Published: (2025-03-01) -
Design of Approximate Adder With Reconfigurable Accuracy
by: Aalelai Vendhan, et al.
Published: (2025-01-01) -
A Multiplier-Less Discrete Cosine Transform Architecture Using a Majority Logic-Based Approximate Full Adder
by: Elham Esmaeili, et al.
Published: (2024-03-01) -
Ternary computing using a novel spintronic multi-operator logic-in-memory architecture
by: Amirhossein Fathollahi, et al.
Published: (2025-03-01)