Best Response Dynamics for VLSI Physical Design Placement
Saved in:
| Main Authors: | Michael Rapoport, Tami Tamir |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Polish Information Processing Society
2019-09-01
|
| Series: | Annals of computer science and information systems |
| Online Access: | https://annals-csis.org/Volume_18/drp/pdf/91.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI Circuits
by: Kuruva Lakshmanna, et al.
Published: (2022-01-01) -
VLSI Synthesis for Low-Power Clocking in Synchronous Designs
by: Naseer Alwan Hussein, et al.
Published: (2024-06-01) -
Design of a VLSI Decoder for Partially Structured LDPC Codes
by: Fabrizio Vacca, et al.
Published: (2008-01-01) -
Design of a 108 Pin VLSI Package With Low Thermal Resistance
by: Tamotsu Usami, et al.
Published: (1983-01-01) -
TECHNOLOGY MAPPING TOOL FOR VLSI CAD
by: D. I. Cheremisinov
Published: (2017-03-01)