Page-Size Aware Buddy Allocator With Unaligned Range Supports for TLB Coalescing
It is well known that the traditional page-based address translation scheme has limited translation look-aside buffer (TLB) reach and page-table walk overheads. A TLB coalescing scheme reduces these problems by representing an address range in a TLB entry. However, the conventional physical memory a...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2023-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10230239/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1849228490237280256 |
|---|---|
| author | Tran Dai Duong Jae Young Hur |
| author_facet | Tran Dai Duong Jae Young Hur |
| author_sort | Tran Dai Duong |
| collection | DOAJ |
| description | It is well known that the traditional page-based address translation scheme has limited translation look-aside buffer (TLB) reach and page-table walk overheads. A TLB coalescing scheme reduces these problems by representing an address range in a TLB entry. However, the conventional physical memory allocator has the power-of-2 block size and the address alignment restrictions. As a result, it is difficult to utilize diverse contiguities in memory and exploit the capability of TLB coalescing. To alleviate these issues, in the context of eager paging for I/O devices, we propose the flexible physical memory allocator that can represent unaligned ranges within the page sizes defined in the machine architecture. Combined with TLB coalescing, the presented scheme can efficiently utilize the contiguity in memory and reduce page-table walks. Considering the binary buddy allocator as a baseline, we present an algorithm, a design, analyses, a case study, an implementation, and evaluations. The experimental results indicate the presented scheme can improve memory utilization, TLB performance, and system performance. |
| format | Article |
| id | doaj-art-1ace66a9ebbd4e4485d6010dbbc080af |
| institution | Kabale University |
| issn | 2169-3536 |
| language | English |
| publishDate | 2023-01-01 |
| publisher | IEEE |
| record_format | Article |
| series | IEEE Access |
| spelling | doaj-art-1ace66a9ebbd4e4485d6010dbbc080af2025-08-22T23:09:19ZengIEEEIEEE Access2169-35362023-01-0111918509186010.1109/ACCESS.2023.330859110230239Page-Size Aware Buddy Allocator With Unaligned Range Supports for TLB CoalescingTran Dai Duong0https://orcid.org/0000-0001-9268-5614Jae Young Hur1https://orcid.org/0000-0003-4151-908XDepartment of Electronic Engineering, Jeju National University, Jeju-si, South KoreaDepartment of Electronic Engineering, Jeju National University, Jeju-si, South KoreaIt is well known that the traditional page-based address translation scheme has limited translation look-aside buffer (TLB) reach and page-table walk overheads. A TLB coalescing scheme reduces these problems by representing an address range in a TLB entry. However, the conventional physical memory allocator has the power-of-2 block size and the address alignment restrictions. As a result, it is difficult to utilize diverse contiguities in memory and exploit the capability of TLB coalescing. To alleviate these issues, in the context of eager paging for I/O devices, we propose the flexible physical memory allocator that can represent unaligned ranges within the page sizes defined in the machine architecture. Combined with TLB coalescing, the presented scheme can efficiently utilize the contiguity in memory and reduce page-table walks. Considering the binary buddy allocator as a baseline, we present an algorithm, a design, analyses, a case study, an implementation, and evaluations. The experimental results indicate the presented scheme can improve memory utilization, TLB performance, and system performance.https://ieeexplore.ieee.org/document/10230239/Memory managementallocationarchitecturetranslation look-aside bufferperformance |
| spellingShingle | Tran Dai Duong Jae Young Hur Page-Size Aware Buddy Allocator With Unaligned Range Supports for TLB Coalescing IEEE Access Memory management allocation architecture translation look-aside buffer performance |
| title | Page-Size Aware Buddy Allocator With Unaligned Range Supports for TLB Coalescing |
| title_full | Page-Size Aware Buddy Allocator With Unaligned Range Supports for TLB Coalescing |
| title_fullStr | Page-Size Aware Buddy Allocator With Unaligned Range Supports for TLB Coalescing |
| title_full_unstemmed | Page-Size Aware Buddy Allocator With Unaligned Range Supports for TLB Coalescing |
| title_short | Page-Size Aware Buddy Allocator With Unaligned Range Supports for TLB Coalescing |
| title_sort | page size aware buddy allocator with unaligned range supports for tlb coalescing |
| topic | Memory management allocation architecture translation look-aside buffer performance |
| url | https://ieeexplore.ieee.org/document/10230239/ |
| work_keys_str_mv | AT trandaiduong pagesizeawarebuddyallocatorwithunalignedrangesupportsfortlbcoalescing AT jaeyounghur pagesizeawarebuddyallocatorwithunalignedrangesupportsfortlbcoalescing |