Bottom-Up Abstract Modelling of Optical Networks-on-Chip: From Physical to Architectural Layer
This work presents a bottom-up abstraction procedure based on the design-flow FDTD + SystemC suitable for the modelling of optical Networks-on-Chip. In this procedure, a complex network is decomposed into elementary switching elements whose input-output behavior is described by means of scattering p...
Saved in:
Main Authors: | Alberto Parini, Luca Ramini, Fabio Lanzoni, Gaetano Bellanca, Davide Bertozzi |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2012-01-01
|
Series: | International Journal of Optics |
Online Access: | http://dx.doi.org/10.1155/2012/902849 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Adaptive Multiclient Network-on-Chip Memory Core: Hardware Architecture, Software Abstraction Layer, and Application Exploration
by: Diana Göhringer, et al.
Published: (2012-01-01) -
Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
by: Sao-Jie Chen, et al.
Published: (2012-01-01) -
Performance survey of classic and Optic network‐on‐chip
by: Moez Balti, et al.
Published: (2021-07-01) -
A new electoral bottom-up model of institutional governance
by: Carlos M. Garrido, et al.
Published: (2025-01-01) -
‘Bottom-up securitization’: A visual turn in security studies
by: M. A. Kucherov, et al.
Published: (2024-03-01)