Optimized SM4 Hardware Implementations for Low Area Consumption
The SM4 block cipher is standardized in ISO/IEC, and it is also the national standard of commercial cryptography in China. In this paper, we propose two new techniques called “split-and-join” and “off-peak and stagger” to make SM4 more applicable to resource-constrained environments. The area optimi...
Saved in:
Main Authors: | Ruolin Zhang, Zejun Xiang, Shasha Zhang, Xiangyong Zeng, Min Song |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2024-01-01
|
Series: | IET Information Security |
Online Access: | http://dx.doi.org/10.1049/2024/7047055 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A Secure and Efficient White-Box Implementation of SM4
by: Xiaobo Hu, et al.
Published: (2024-12-01) -
Bit-Sliced Implementation of SM4 and New Performance Records
by: Xin Miao, et al.
Published: (2023-01-01) -
Performance evaluation of the SM4 cipher based on field‐programmable gate array implementation
by: Sa'ed Abed, et al.
Published: (2021-03-01) -
Network Architecture, Security Issues, and Hardware Implementation of a Home Area Network for Smart Grid
by: Sergio Saponara, et al.
Published: (2012-01-01) -
XOR-FREE Implementation of Convolutional Encoder for Reconfigurable Hardware
by: Gaurav Purohit, et al.
Published: (2016-01-01)