Challenges to adopting adiabatic circuits for systems‐on‐a‐chip
Abstract Adiabatic complementary metal–oxide–semiconductor (CMOS) circuits have been proposed as a low‐power option for CMOS systems‐on‐a‐chip (SoCs) but have not gained popularity due to practical difficulties in scaling to millions of gates. The architecture of a pipeline of stages with slow‐trans...
Saved in:
Main Authors: | Krishnan S. Rengarajan, Saroj Mondal, Ravindra Kapre |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2021-09-01
|
Series: | IET Circuits, Devices and Systems |
Subjects: | |
Online Access: | https://doi.org/10.1049/cds2.12053 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
TVD‐PB logic circuit based on camouflaging circuit for IoT security
by: Yuejun Zhang, et al.
Published: (2022-01-01) -
A low‐offset low‐power and high‐speed dynamic latch comparator with a preamplifier‐enhanced stage
by: Jérôme K. Folla, et al.
Published: (2021-01-01) -
Design of 10T SRAM cell with improved read performance and expanded write margin
by: Ashish Sachdeva, et al.
Published: (2021-01-01) -
Algorithms for partitioning logical circuits into subcircuits
by: N. A. Kirienko
Published: (2020-09-01) -
Improved voltage transfer method for lithium battery string management chip
by: Kai‐Kai Wu, et al.
Published: (2021-10-01)