Traversal Caches: A Framework for FPGA Acceleration of Pointer Data Structures
Field-programmable gate arrays (FPGAs) and other reconfigurable computing (RC) devices have been widely shown to have numerous advantages including order of magnitude performance and power improvements compared to microprocessors for some applications. Unfortunately, FPGA usage has largely been limi...
Saved in:
| Main Authors: | James Coole, Greg Stitt |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2010-01-01
|
| Series: | International Journal of Reconfigurable Computing |
| Online Access: | http://dx.doi.org/10.1155/2010/652620 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Large Display Interaction via Multiple Acceleration Curves and Multifinger Pointer Control
by: Andrey Esakia, et al.
Published: (2014-01-01) -
Rebooting TEI Pointers
by: Hugh A. Cayless
Published: (2017-09-01) -
Japanese Predicate Argument Structure Analysis with Pointer Networks
by: Keigo Takahashi, et al.
Published: (2022-10-01) -
CacheSim: A cache simulation framework for evaluating caching algorithms on resource-constrained edge devices
by: Jian Liu, et al.
Published: (2025-02-01) -
Method of accelerating deep learning with optimized distributed cache in containers
by: Kai ZHANG, et al.
Published: (2021-09-01)