Robust Pareto Transistor Sizing of GaN HEMTs for Millimeter-Wave Applications
This paper introduces a robust Pareto design approach for transistor sizing of Gallium Nitride (GaN) High Electron Mobility Transistors (HEMTs), particularly for power amplifier (PA) and low-noise amplifier (LNA) designs in 5G applications. We consider five key design variables and two settings (PAs...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2025-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10892100/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1850078486700490752 |
|---|---|
| author | Rafael Perez Martinez Stephen Boyd Srabanti Chowdhury |
| author_facet | Rafael Perez Martinez Stephen Boyd Srabanti Chowdhury |
| author_sort | Rafael Perez Martinez |
| collection | DOAJ |
| description | This paper introduces a robust Pareto design approach for transistor sizing of Gallium Nitride (GaN) High Electron Mobility Transistors (HEMTs), particularly for power amplifier (PA) and low-noise amplifier (LNA) designs in 5G applications. We consider five key design variables and two settings (PAs and LNAs) where we have multiple objectives. We assess designs based on three critical objectives, evaluating each by its worst-case performance across a range of Gate-Source Voltages (<inline-formula> <tex-math notation="LaTeX">$V_{\text {GS}}$ </tex-math></inline-formula>). We conduct simulations across a range of <inline-formula> <tex-math notation="LaTeX">$V_{\text {GS}}$ </tex-math></inline-formula> values to ensure a thorough and robust analysis. For PAs, the optimization goals are to maximize the worst-case modulated average output power (<inline-formula> <tex-math notation="LaTeX">$P_{\text {out,avg}}$ </tex-math></inline-formula>) and power-added efficiency (<inline-formula> <tex-math notation="LaTeX">$\text {PAE}_{\text {avg}}$ </tex-math></inline-formula>) while minimizing the worst-case average junction temperature (<inline-formula> <tex-math notation="LaTeX">$T_{\text {j,avg}}$ </tex-math></inline-formula>) under a modulated 64-QAM signal stimulus. In contrast, for LNAs, the focus is on maximizing the worst-case maximum oscillation frequency (<inline-formula> <tex-math notation="LaTeX">$f_{\max }$ </tex-math></inline-formula>) and Gain, and minimizing the worst-case minimum noise figure (<inline-formula> <tex-math notation="LaTeX">$\text {NF}_{\min }$ </tex-math></inline-formula>). We utilize a derivative-free optimization method to effectively identify robust Pareto optimal device designs. This approach enhances our comprehension of the trade-off space, facilitating more informed decision-making. Furthermore, this method is general across different applications. Although it does not guarantee a globally optimal design, we demonstrate its effectiveness in GaN transistor sizing. The primary advantage of this method is that it enables the attainment of near-optimal or even optimal designs with just a fraction of the simulations required for an exhaustive full-grid search. |
| format | Article |
| id | doaj-art-153ef10bee4a4900a882a91f34e2b81f |
| institution | DOAJ |
| issn | 2169-3536 |
| language | English |
| publishDate | 2025-01-01 |
| publisher | IEEE |
| record_format | Article |
| series | IEEE Access |
| spelling | doaj-art-153ef10bee4a4900a882a91f34e2b81f2025-08-20T02:45:32ZengIEEEIEEE Access2169-35362025-01-0113341053411410.1109/ACCESS.2025.354378710892100Robust Pareto Transistor Sizing of GaN HEMTs for Millimeter-Wave ApplicationsRafael Perez Martinez0https://orcid.org/0000-0001-6488-1247Stephen Boyd1https://orcid.org/0000-0001-8353-6000Srabanti Chowdhury2https://orcid.org/0000-0001-8367-0461Department of Electrical Engineering, Stanford University, Stanford, CA, USADepartment of Electrical Engineering, Stanford University, Stanford, CA, USADepartment of Electrical Engineering, Stanford University, Stanford, CA, USAThis paper introduces a robust Pareto design approach for transistor sizing of Gallium Nitride (GaN) High Electron Mobility Transistors (HEMTs), particularly for power amplifier (PA) and low-noise amplifier (LNA) designs in 5G applications. We consider five key design variables and two settings (PAs and LNAs) where we have multiple objectives. We assess designs based on three critical objectives, evaluating each by its worst-case performance across a range of Gate-Source Voltages (<inline-formula> <tex-math notation="LaTeX">$V_{\text {GS}}$ </tex-math></inline-formula>). We conduct simulations across a range of <inline-formula> <tex-math notation="LaTeX">$V_{\text {GS}}$ </tex-math></inline-formula> values to ensure a thorough and robust analysis. For PAs, the optimization goals are to maximize the worst-case modulated average output power (<inline-formula> <tex-math notation="LaTeX">$P_{\text {out,avg}}$ </tex-math></inline-formula>) and power-added efficiency (<inline-formula> <tex-math notation="LaTeX">$\text {PAE}_{\text {avg}}$ </tex-math></inline-formula>) while minimizing the worst-case average junction temperature (<inline-formula> <tex-math notation="LaTeX">$T_{\text {j,avg}}$ </tex-math></inline-formula>) under a modulated 64-QAM signal stimulus. In contrast, for LNAs, the focus is on maximizing the worst-case maximum oscillation frequency (<inline-formula> <tex-math notation="LaTeX">$f_{\max }$ </tex-math></inline-formula>) and Gain, and minimizing the worst-case minimum noise figure (<inline-formula> <tex-math notation="LaTeX">$\text {NF}_{\min }$ </tex-math></inline-formula>). We utilize a derivative-free optimization method to effectively identify robust Pareto optimal device designs. This approach enhances our comprehension of the trade-off space, facilitating more informed decision-making. Furthermore, this method is general across different applications. Although it does not guarantee a globally optimal design, we demonstrate its effectiveness in GaN transistor sizing. The primary advantage of this method is that it enables the attainment of near-optimal or even optimal designs with just a fraction of the simulations required for an exhaustive full-grid search.https://ieeexplore.ieee.org/document/10892100/Derivative-free optimization (DFO)gallium nitride (GaN)high electron mobility transistor (HEMT)power amplifier (PA)low-noise amplifier (LNA)robust optimization |
| spellingShingle | Rafael Perez Martinez Stephen Boyd Srabanti Chowdhury Robust Pareto Transistor Sizing of GaN HEMTs for Millimeter-Wave Applications IEEE Access Derivative-free optimization (DFO) gallium nitride (GaN) high electron mobility transistor (HEMT) power amplifier (PA) low-noise amplifier (LNA) robust optimization |
| title | Robust Pareto Transistor Sizing of GaN HEMTs for Millimeter-Wave Applications |
| title_full | Robust Pareto Transistor Sizing of GaN HEMTs for Millimeter-Wave Applications |
| title_fullStr | Robust Pareto Transistor Sizing of GaN HEMTs for Millimeter-Wave Applications |
| title_full_unstemmed | Robust Pareto Transistor Sizing of GaN HEMTs for Millimeter-Wave Applications |
| title_short | Robust Pareto Transistor Sizing of GaN HEMTs for Millimeter-Wave Applications |
| title_sort | robust pareto transistor sizing of gan hemts for millimeter wave applications |
| topic | Derivative-free optimization (DFO) gallium nitride (GaN) high electron mobility transistor (HEMT) power amplifier (PA) low-noise amplifier (LNA) robust optimization |
| url | https://ieeexplore.ieee.org/document/10892100/ |
| work_keys_str_mv | AT rafaelperezmartinez robustparetotransistorsizingofganhemtsformillimeterwaveapplications AT stephenboyd robustparetotransistorsizingofganhemtsformillimeterwaveapplications AT srabantichowdhury robustparetotransistorsizingofganhemtsformillimeterwaveapplications |