A Tile-Based Multi-Core Hardware Architecture for Lossless Image Compression and Decompression
Lossless image compression plays a vital role in improving data storage and transmission efficiency without compromising data integrity. However, the throughput of current lossless compression and decompression systems remains limited and is unable to meet the growing demands of high-speed data tran...
Saved in:
| Main Authors: | Xufeng Li, Li Zhou, Yan Zhu |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2025-05-01
|
| Series: | Applied Sciences |
| Subjects: | |
| Online Access: | https://www.mdpi.com/2076-3417/15/11/6017 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
PLORC: A Pipelined Lossless Reference-Free Compression Architecture for FASTQ Files
by: Haori Zheng, et al.
Published: (2025-05-01) -
An effective lossless compression method for attitude data with implementation on FPGA
by: Fangxing Lyu, et al.
Published: (2025-04-01) -
Hardware Acceleration of Division-Free Quadrature-Based Square Rooting Approach for Near-Lossless Compression of Hyperspectral Images
by: Amal Altamimi, et al.
Published: (2025-02-01) -
A High-Speed, Multi-Channel Lossless Compression Algorithm for High-Resolution Video on FPGA
by: Xingkai Du, et al.
Published: (2025-01-01) -
Architecture of the discrete sosine transformation processor for image compression systems on the losless-to-lossy circuit
by: V. V. Kliuchenia
Published: (2021-08-01)