Performance Evaluation of Heart Sound Cancellation in FPGA Hardware Implementation for Electronic Stethoscope

Performance Evaluation of Heart Sound Cancellation in FPGA Hardware Implementation for Electronic Stethoscope

This paper presents the design and evaluation of the hardware circuit for electronic stethoscopes with heart sound cancellation capabilities using field programmable gate arrays (FPGAs). The adaptive line enhancer (ALE) was adopted as the filtering methodology to reduce heart sound attributes from t...

Full description

Saved in:

Bibliographic Details
Main Authors:	Chun-Tang Chao, Nopadon Maneetien, Chi-Jo Wang, Juing-Shian Chiou
Format:	Article
Language:	English
Published:	Wiley 2014-01-01
Series:	The Scientific World Journal
Online Access:	http://dx.doi.org/10.1155/2014/587238
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Stabilization Analysis for the Switched Large-Scale Discrete-Time Systems via the State-Driven Switching
by: Chi-Jo Wang, et al.
Published: (2013-01-01)

FPGA-QNN: Quantized Neural Network Hardware Acceleration on FPGAs
by: Mustafa Tasci, et al.
Published: (2025-01-01)

Efficient Hardware Implementation of a Multi-Layer Gradient-Free Online-Trainable Spiking Neural Network on FPGA
by: Ali Mehrabi, et al.
Published: (2024-01-01)

Adaptive Noise Cancellation System for Low Frequency Transmission of Sound in Open Fan Aircraft
by: Steven Griffin, et al.
Published: (2013-01-01)

Hardware Architecture for Real-Time Computation of Image Component Feature Descriptors on a FPGA
by: Abdul Waheed Malik, et al.
Published: (2014-01-01)

Experimental Study on the Concept of Hollow-Core Photonic Bandgap Fiber Stethoscope
by: Adel Abdallah
Published: (2018-01-01)

Hardware-Efficient Design of Real-Time Profile Shape Matching Stereo Vision Algorithm on FPGA
by: Beau Tippetts, et al.
Published: (2014-01-01)

New Three-Level Resource Management Enhancing Quality of Offline Hardware Task Placement on FPGA
by: Ikbel Belaid, et al.
Published: (2010-01-01)

Object Recognition and Pose Estimation on Embedded Hardware: SURF-Based System Designs Accelerated by FPGA Logic
by: Michael Schaeferling, et al.
Published: (2012-01-01)

Implementation of a low‐power LVQ architecture on FPGA
by: Najoua Chalbi, et al.
Published: (2017-11-01)

Carbofuran Cancellation Process
by: Frederick Fishel
Published: (2009-04-01)

Carbofuran Cancellation Process
by: Frederick Fishel
Published: (2009-04-01)

XOR-FREE Implementation of Convolutional Encoder for Reconfigurable Hardware
by: Gaurav Purohit, et al.
Published: (2016-01-01)

Implementation of Simplified Data Encryption Standard on FPGA using VHDL
by: salim Qadir Mohammed
Published: (2022-03-01)

An Efficient FPGA Implementation of Optimized Anisotropic Diffusion Filtering of Images
by: Chandrajit Pal, et al.
Published: (2016-01-01)

FPGA Implementation of A∗ Algorithm for Real-Time Path Planning
by: Yuzhi Zhou, et al.
Published: (2020-01-01)

Development and Evaluation of a Deep Learning–Based Pulmonary Hypertension Screening Algorithm Using a Digital Stethoscope
by: Ling Guo, et al.
Published: (2025-02-01)

Optimized SM4 Hardware Implementations for Low Area Consumption
by: Ruolin Zhang, et al.
Published: (2024-01-01)

Understanding Active Noise Cancellation
by: M.R.F. Kidner
Published: (2002-01-01)

FPGA Implementation of Real-Time Compressive Sensing with Partial Fourier Dictionary
by: Yinghui Quan, et al.
Published: (2016-01-01)

Chaotic Dynamics Analysis and FPGA Implementation Based on Gauss Legendre Integral
by: Li Wen, et al.
Published: (2025-01-01)

Design and Implementation of Radar Cross-Section Models on a Virtex-6 FPGA
by: B. U. V. Prashanth
Published: (2014-01-01)

From FPGA to Support Cloud to Cloud of FPGA: State of the Art
by: Rym Skhiri, et al.
Published: (2019-01-01)

PCIU: Hardware Implementations of an Efficient Packet Classification Algorithm with an Incremental Update Capability
by: O. Ahmed, et al.
Published: (2011-01-01)

FPGA Implementations for Data Encryption and Decryption via Concurrent and Parallel Computation: A Review
by: Abdulmajeed Adil Yazdeen, et al.
Published: (2021-03-01)

An NoC Traffic Compiler for Efficient FPGA Implementation of Sparse Graph-Oriented Workloads
by: Nachiket Kapre, et al.
Published: (2011-01-01)

FPGA‐based implementation of floating point processing element for the design of efficient FIR filters
by: Tintu Mary John, et al.
Published: (2021-07-01)

Design of a Mathematical Unit in FPGA for the Implementation of the Control of a Magnetic Levitation System
by: Juan José Raygoza-Panduro, et al.
Published: (2008-01-01)

Energy Conservation, Singular Orbits, and FPGA Implementation of Two New Hamiltonian Chaotic Systems
by: Enzeng Dong, et al.
Published: (2020-01-01)

Day of Surgery Admission in Total Joint Arthroplasty: Why Are Surgeries Cancelled? An Analysis of 3195 Planned Procedures and 114 Cancellations
by: David M. Dalton, et al.
Published: (2016-01-01)

Influence of Gastrectomy on Cortical and Cancellous Bones in Rats
by: Jun Iwamoto, et al.
Published: (2013-01-01)

The Impact of Cancel Culture on Politics and International Relations
by: L. V. Deriglazova, et al.
Published: (2023-09-01)

Bacterial Profile and Antimicrobial Susceptibility Pattern of the Isolates from Stethoscope, Thermometer, and Inanimate Surfaces of Mizan-Tepi University Teaching Hospital, Southwest Ethiopia
by: Teshale Worku, et al.
Published: (2018-01-01)

A Geometric Approach for Robotic Arm Kinematics with Hardware Design, Electrical Design, and Implementation
by: Kurt E. Clothier, et al.
Published: (2010-01-01)

Toward the Implementation of an ASIC-Like System on FPGA for Real-Time Video Processing with Power Reduction
by: Lilia Kechiche, et al.
Published: (2018-01-01)

FPGA Implementation of Reconfigurable Finite State Machine with Input Multiplexing Architecture Using Hungarian Method
by: Nitish Das, et al.
Published: (2018-01-01)

AsyncBTree: Revisiting Binary Tree Topology for Efficient FPGA-Based NoC Implementation
by: Kizheppatt Vipin
Published: (2019-01-01)

AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC
by: Dominique Blouin, et al.
Published: (2011-01-01)

Exploration of Heterogeneous FPGA Architectures
by: Umer Farooq, et al.
Published: (2011-01-01)

Multi-Softcore Architecture on FPGA
by: Mouna Baklouti, et al.
Published: (2014-01-01)