Multi-Level Cell Structure for Capacitor-Less 1T DRAM With SiGe-Based Separated Data Storing Regions
One-transistor dynamic random-access memory (1T DRAM) offers significant advantages in fabrication process and scalability over the traditional one-transistor one-capacitor (1T-1C) DRAM due to its simplified structure that eliminates the need for capacitors. However, a limitation arises from its sin...
Saved in:
| Main Authors: | Eungi Hwang, Jang Hyun Kim, Sangwan Kim, Garam Kim |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2025-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10937212/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Heavy Ions Induced Single-Event Transient in SiGe-on-SOI HBT by TCAD Simulation
by: Yuedecai Long, et al.
Published: (2025-04-01) -
Process-Dependent Evolution of Channel Stress and Stress-Induced Mobility Gain in FinFET, Normal GAAFET, and Si/SiGe Hybrid Channel GAAFET
by: Chiang Zhu, et al.
Published: (2025-01-01) -
Design of a gate-all-around arch-shaped tunnel-field-effect-transistor-based capacitorless DRAM
by: Seung Ji Bae, et al.
Published: (2025-04-01) -
Atomic‐scale strain analysis for advanced Si/SiGe heterostructure by using transmission electron microscopy
by: Lan Li, et al.
Published: (2024-05-01) -
Thermoelectric Properties of Oblique SiGe Whiskers
by: A. Druzhinin, et al.
Published: (2016-06-01)