A Low-Power DNN Accelerator With Mean-Error-Minimized Approximate Signed Multiplier
Approximate computing is an emerging and effective method for reducing energy consumption in digital circuits, which is critical for energy-efficient performance improvement of edge-computing devices. In this paper, we propose a low-power DNN accelerator with novel signed approximate multiplier base...
Saved in:
| Main Authors: | Laimin Du, Leibin Ni, Xiong Liu, Guanqi Peng, Kai Li, Wei Mao, Hao Yu |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2024-01-01
|
| Series: | IEEE Open Journal of Circuits and Systems |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10500495/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design and evaluation of clock-gating-based approximate multiplier for error-tolerant applications
by: Venkata Sudhakar Chowdam, et al.
Published: (2025-04-01) -
VLSI design of symmetric two-dimensional finite impulse response filter architecture using approximate circuits and parallel Processing
by: Venkata Krishna Odugu, et al.
Published: (2025-06-01) -
Best multiplier Approximation in L_(p,∅_n ) (B)
by: Saheb K. Al-Saidy, et al.
Published: (2019-09-01) -
ADEPNET: A Dynamic-Precision Efficient Posit Multiplier for Neural Networks
by: Aditya Anirudh Jonnalagadda, et al.
Published: (2024-01-01) -
Jordan and Local Multipliers on Certain Banach Algebras are Multipliers
by: Abbas Zivari-Kazempour, et al.
Published: (2025-04-01)