Comparative analysis of adders hardware implementation on FPGA
In this work we considered two types of adders for addition of two binary numbers implementation: carry propagate adders and parallel-prefix adders. In this article simulation on FPGA for both architectures and their comparative analysis is made. Simulation results for 4, 8, 16 and 32-bits circuits...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | Russian |
| Published: |
North-Caucasus Federal University
2022-09-01
|
| Series: | Наука. Инновации. Технологии |
| Subjects: | |
| Online Access: | https://scienceit.elpub.ru/jour/article/view/300 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|