On the Feasibility and Limitations of Just-in-Time Instruction Set Extension for FPGA-Based Reconfigurable Processors
Reconfigurable instruction set processors provide the possibility of tailor the instruction set of a CPU to a particular application. While this customization process could be performed during runtime in order to adapt the CPU to the currently executed workload, this use case has been hardly investi...
Saved in:
Main Authors: | Mariusz Grad, Christian Plessl |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2012-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2012/418315 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Transparent Runtime Migration of Loop-Based Traces of Processor Instructions to Reconfigurable Processing Units
by: João Bispo, et al.
Published: (2013-01-01) -
IMSC: Instruction set architecture monitor and secure cache for protecting processor systems from undocumented instructions
by: Yuze Wang, et al.
Published: (2022-07-01) -
An Embedded Laser Marking Controller Based on ARM and FPGA Processors
by: Wang Dongyun, et al.
Published: (2014-01-01) -
NCOR: An FPGA-Friendly Nonblocking Data Cache for Soft Processors with Runahead Execution
by: Kaveh Aasaraai, et al.
Published: (2012-01-01) -
A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors
by: Shoaib Akram, et al.
Published: (2010-01-01)