Based on linear systolic array for convolutional neural network’s calculation optimization and performance analysis
Concerning the issue that the convolutional neural network (CNN) accelerator design on most FPGA ends fails to effectively use the sparsity and considering both bandwidth and energy consumption,two improved CNN calculation optimization strategies based on linear systolic array architecture are propo...
Saved in:
| Main Authors: | Qinrang LIU, Chongyang LIU, Jun ZHOU, Xiaolong WANG |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
POSTS&TELECOM PRESS Co., LTD
2018-12-01
|
| Series: | 网络与信息安全学报 |
| Subjects: | |
| Online Access: | http://www.cjnis.com.cn/thesisDetails#10.11959/j.issn.2096-109x.2018100 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
FSSA: A Fully Serial and Mixed-Precision Systolic Array for Vision Transformer Acceleration on Edge
by: Iraj Moghaddasi, et al.
Published: (2025-01-01) -
Sparse convolutional neural network acceleration with lossless input feature map compression for resource‐constrained systems
by: Jisu Kwon, et al.
Published: (2022-01-01) -
A Hybrid Scale-Up and Scale-Out Approach for Performance and Energy Efficiency Optimization in Systolic Array Accelerators
by: Hao Sun, et al.
Published: (2025-03-01) -
The Effect of Asymmetric Transistor Aging on Systolic Arrays for Mission Critical Machine Learning Applications
by: Firas Ramadan, et al.
Published: (2025-01-01) -
On-chip photoelectric hybrid convolutional accelerator based on Bragg grating array
by: Kaiteng Cai, et al.
Published: (2024-10-01)