Dynamic Clock Tree Balancing Algorithm: Achieving Enhanced Performance Efficiency in Asic Design - J Praveen Kumar; G. Sudhagar (Annals of computer science and information systems)